# Grilování s M Comupters (2023)








# 4th Gen Intel<sup>®</sup> Xeon<sup>®</sup> Scalable Processors (Sapphire Rappids)

# Intel<sup>®</sup> Xeon<sup>®</sup> MAX

intel

# Intel's Most Feature Rich Server Platform





intel Xeon Accelerate with Xeon

# 4<sup>th</sup> Gen Intel<sup>®</sup> Xeon<sup>®</sup> Scalable Processors



1 to 8 socket scalability

Up to 60 cores

Most built-in accelerators of any CPU

Increased memory bandwidth with DDR5

Increased I/O bandwidth with PCIe 5 80 lanes

Increased inter-socket bandwidth with UPI 2.0

Compute Express Link (CXL) 1.1

Hardware enhanced security



#### 2S PERFORMANCE GENERAL PURPOSE

#### IMDB/ANALYTICS/VIRTUALIZATION OPTIMIZED (-H) - SOCKET SCALABLE,

350

350

350

350

105

105

97.5

75

																										100									
SKU Number	Core	(GHz)	All Core Turbo (GHz)	Max Turbo (GHz)	Cache (MB)	TDP (Watts)	Maximum Scalability				t Default QAT s Devices	DLB	Default IAA Devices	intel SGX Enclave Capacity (Per Processor)	Recommended Customer Pricing (RCP) in \$ US Dollars	Intel® On Demand Capable		SKU Number	Cores	Base (GHz)	All Core Turbo (GHz)	Max Turbo (GHz)	Cache (MB)	TDP (Watts)	Maximum Scalability		UPI Links Enabled	Default DSA Devices	QAT	DLB	Default IAA Devices	Capacity	Recommended Customer Pricing (RCP) in \$ US Dollars	intel® On Demand Capable	Die
8480+	56	2	3	3.8	105	350	25	4800	4	1	1	1	1	512GB	\$10,710	V	хсс	8490H	60	1.9	2.9	3.5	112.5	350	8S	4800	4	4	4	4	4	512GB	\$17,000		хсс
8470	52	2	3	3.8	105	350	25	4800	4	1	0	0	0	512GB	\$9,359	√	хсс	8468H	48	2.1	3	3.8	105	330	8S	4800	4	4	4	4	4	512GB	\$13,923		хсс
8468	48	2.1	3.1	3.8	105	350	25	4800	4	1	0	0	0	512GB	\$7,214	V	хсс	8460H	40	2.2	3.1	3.8	105	330	85	4800	4	4	0	0	4	512GB	\$10,710		хсс
8460Y+	40	2	2.8	3.7	105	300	25	4800	4	1	1	1	1	128GB	\$5,558	V	хсс	8454H	32	2.1	2.7	3.4	82.5	270	8S	4800	4	4	4	4	4	512GB	\$6,540		хсс
8462Y+	· 32	2.8	3.6	4.1	60	300	25	4800	3	1	1	1	1	128GB	\$5,945	√	хсс	8450H	28	2	2.6	3.5	75	250	85	4800	4	4	0	0	4	512GB	\$4,708		хсс
6448Y	32	2.1	3	4.1	60	225	25	4800	3	1	0	0	0	128GB	\$3,583	√	мсс	8444H	16	2.9	3.2	4	45	270	8S	4800	4	4	0	0	4	512GB	\$4,234		хсс
6442Y	24	2.6	3.3	4	60	225	25	4800	3	1	0	0	0	128GB	\$2,878	1	мсс	6448H	32	2.4	3.2	4.1	60	250	45	4800	3	1	2	2	1	512GB	\$3,658		мсс
6444Y	16	3.6	4	4.1	45	270	25	4800	3	1	0	0	0	128GB	\$3,622	1	MCC	6418H	24	2.1	2.9	4	60	185	45	4800	3	1	0	0	1	512GB	\$2,065		мсс
6426Y	16	2.5	3.3	4.1	37.5	185	25	4800	3	1	0	0	0	128GB	\$1,517	V	мсс	6416H	18	2.2	2.9	4.2	45	165	4S	4800	3	1	0	0	1	512GB	\$1,444		мсс
6434	8	3.7	4.1	4.1	22.5	195	25	4800	3	1	0	0	0	128GB	\$2,607	V	мсс	6434H	8	3.7	4.1	4.1	22.5	195	4S	4800	3	1	0	0	1	512GB	\$3,070		мсс
5415+	8	2.9	3.6	4.1	22.5	150	25	4400	3	1	1	1	1	128GB	\$1,066	V	мсс	5G / N	ETW	ORKII	NG OF	ντιμιΖ	ZED (-I	N)											
25 MA	INL	NE GI	ENERA	L PUF	RPOSE													8470N	52	1.7	2.7	3.6	97.5	300	25	4800	4	4	4	4	0	128GB	\$9,520	V	хсс
8452Y	36	2	2.8	3.2	67.5	300	25	4800	4	1	0	0	0	128GB	\$3,995	V	хсс	8471N	52	1.8	2.8	3.6	97.5	300	15	4800	4	4	4	4	0	128GB	\$5,171	<b>√</b>	хсс
6438Y+	32	2	2.8	4	60	205	25	4800	3	1	1	1	1	128GB	\$3,141	√	мсс	6438N	32	2	2.7	3.6	60	205	25	4800	3	1	2	2	0	128GB	\$3,351	<b>v</b>	мсс
6430	32	2.1	2.6	3.4	60	270	25	4400	3	1	0	0	0	128GB	\$2,128	1	хсс	6428N	32	1.8	2.5	3.8	60	185	25	4000	3	1	2	2	0	128GB	\$3,200	<b>v</b>	мсс
5420+	28	2	2.7	4.1	52.5	205	25	4400	3	1	1	1	1	128GB	\$1,848	1	мсс	6421N	32	1.8	2.6	3.6	60	185	15	4400	3	1	2	2	0	128GB	\$2,368	1	мсс
5418Y	24	2	2.8	3.8	45	185	25	4400	3	1	0	0	0	128GB	\$1,483	V	мсс	5418N	24	1.8	2.6	3.8	45	165	25	4000	3	1	2	2	0	128GB	\$1,664	<b>v</b>	мсс
4416+	20	2	2.9	3.9	37.5	165	25	4000	2	1	1	1	1	64GB	\$1,176	√	мсс	5411N	24	1.9	2.8	3.9	45	165	15	4400	3	1	2	2	0	128GB	\$1,232	<b>v</b>	мсс
4410Y	12	2	2.8	3.9	30	150	25	4000	2	1	0	0	0	64GB	\$563	V	мсс	CLOU	OP7	IMIZ	ED laa	aS (-P)	) / Saa	S (-V)	/ Media	ι (-M)									
LIQUI	D CO	OLEC	<b>GEN</b>	ERAL I	PURPO	OSE (-	Q)											8468V	48	2.4	2.9	3.8	97.5	330	25	4800	3	1	1	1	1	128GB	\$7,121	1	хсс
8470Q	52	2.1	3.2	3.8	105	350	25	4800	4	1	0	0	0	512GB	\$9,410	V	хсс	8458P	44	2.7	3.2	3.8	82.5	350	25	4800	3	1	1	1	1	512GB	\$6,759	1	хсс
6458Q	32	3.1	4	4	60	350	25	4800	3	1	0	0	0	128GB	\$6,416	V	мсс	8461V	48	2.2	2.8	3.7	97.5	300	15	4800	0	1	1	1	1	128GB	\$4,491	J	хсс
SINGL	E SC	ОСКЕТ	GEN	ERAL	PURPO	OSE (-	U)											6438M	32	2.2	2.8	3.9	60	205	25	4800	3	1	0	0	1	128GB	\$3,273	V	мсс
6414U	32	2	2.6	3.4	60	250	15	4800	0	1	0	0	0	512GB	\$2,296	√	хсс	STORA	GE 8	НҮР	ERCO	NVER	GED II	NFRAS	TRUCT	URE (H	HCI) OI	ртімі	ZED (-	S)					
5412U	24	2.1	2.9	3.9	45	185	15	4400	0	1	0	0	0	128GB	\$1,113	V	мсс	64545	32	2.2	2.8	3.4	60	270	25	4800	4	4	4	4	0	128GB	\$3,157	V	хсс
3408U	8	1.8	19	1.9	22.5	125	15	4000	0	1	0	0	0	64GB	\$415		мсс	54165	16	2	2.8	4	30	150	25	4400	3	1	2	2	0	128GB	\$944	1	мсс
LONG	-LIF	E USE	(IOT)	GENE	RAL P	URPO	SE (-T)											HPC O	ΡΤΙΜ	IZED	(Intel	® Xeoi	n® CPL	J Max !	Series)										
4410T	10	2.7	3.4	4	26.25	150	25	4000	2	1	0	0	0	64GB	\$624	1	мсс	9480			-		112.5		25	4800	4	4	0	0	0	512GB	\$12,980		хсс
																			11 - 21.0	1911	20 C 200		10.000				161	10							

9470

9468

9460

9462

52 2

48

40

2.1

2.2

2.7

2.6

2.7

32 2.7 3.1 3.5

3.5

3.5

3.5

### Intel® Xeon® CPU Max Series / 4th Gen Intel® Xeon® Scalable Processors

intel.com/xeon



Intel, the Intel logo, Xeon, and Optane are trademarks of Intel Corporation or its subsidiaries. © Copyright 2022. Intel Corporation.

Max	Ξ	9400 series	Gold	=	5000 series
Platinum	=	8000 series	Silver	=	4000 series
Gold	=	6000 series	Bronze	=	3000 series

Please visit "intel.com/xeon" or contact your Intel representative to obtain the latest product specifications. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. All processors support Intel Virtualization Technology (Intel VT-x).

"Y" SKUs indicate support for Intel Speed Select Technology - Performance Profile 2.0 (Intel SST-PP).

"+" General Purpose SKUs (Feature Plus) indicate products with 1 device per accelerator.

4800

4800

4800

4800

XCC = Extreme Core Count. MCC = Medium Core Count.

4

Δ

3

3

4

4

Λ

4

0

0

0

0

0

0

0

0

0

0

0

n

25

25

25

25

Intel SST Base Frequency (SST-BF), Intel SST Core Power (SST-CP) and Intel SST Turbo Frequency (SST-TF) capabilities. Availability of accelerators varies depending on SKU. Visit the "Intel Product Specifications" page for additional product details. https://ark.intel.com/content/www/us/en/ark.html

Unless noted, all 8400, 6400 and 5400 processors, include support for Intel Speed Select technology (Intel SST) featuring

512GB

512GB

128GB

128GB

\$11,590

\$9,900

\$8,750

\$7,995

XCC

хсс

XCC

хсс

Intel may make changes to specifications and product descriptions at any time, without notice.



# Intel Optimized Tools for 4th Gen Intel<sup>®</sup> Xeon<sup>®</sup> Scalable Processors

Tools for developers to take advantage and enable onboard accelerators

Intel<sup>®</sup> oneAPI Math Kernel Library (oneMKL) for HPC & technical compute

Intel<sup>®</sup> oneAPI Deep Neural Network Library (oneDNN) for deep learning training + inference


Intel® Query Processing Library (Intel® QPL)\* & Intel® Data Mover Library (Intel® DML)\* for query processing, compression & data movement

Compilers, libraries & analysis tools support instruction sets (such as AMX, AVX2 & AVX512) to unleash performance gains, including faster training & inference for AI workloads

Intel<sup>®</sup> VTune<sup>™</sup> Profiler helps locate the most time-consuming parts of code and identify the most significant issues affecting application performance, including memory

XEON Accelerate with Xeon

intel



# Intel<sup>®</sup> Accelerator Engines

New Integrated IP


intel

xec

## Intel<sup>®</sup> QuickAssist Technology (Intel<sup>®</sup> QAT)




Customer Usages: Network Secure Gateway, CDN, Data Compression (L1/L9)



Customer Usages: High Perf Enterprise/Distributed Storage, Data Analytics


Accelerate with Xeon

## Intel<sup>®</sup> Dynamic Load Balancer (Intel<sup>®</sup> DLB)



Customer Usages: Load Balancing, Queue Management, Packet Prioritization

## Intel<sup>®</sup> In-Memory Analytics Accelerator (Intel<sup>®</sup> IAA)



Customer Usages: In-Memory Databases, Big Data Analytics, Databases

# Intel Accelerator Engines by Processor Generation

Intel<sup>®</sup> Xeon<sup>®</sup> architecture has included purpose-built workload acceleration across Xeon generations

	Intel® Xeon® Scalable processors (Sky Lake)	2nd Gen Intel® Xeon® Scalable processors (Cascade Lake)	3rd Gen Intel® Xeon® Scalable processors (Ice Lake)	4th Gen Intel® Xeon® Scalable processors (Sapphire Rapids)
Intel® Advanced Vector Extensions 512 (Intel® AVX-512)	Х	Х	Х	X
Intel <sup>®</sup> Crypto Acceleration			Х	X
VNNI, BF16 (Intel <sup>®</sup> Deep Learning Boost)		Х	Х	X
Intel® Advanced Vector Extensions (Intel® AVX) for vRAN				X
Intel <sup>®</sup> Advanced Matrix Extensions (Intel <sup>®</sup> AMX)				X
Intel® Volume Management Device		Х	Х	X
Intel® Control-Flow Enforcement Technology (Intel® CET)				X
Intel® Software Guard Extensions (Intel® SGX)			Х	X
Intel® Trust Domain Extensions (Intel® TDX)				Limited
Intel® Speed Select Technology (Intel® SST)		Х	Х	X
Intel® Data Direct I/O Technology (Intel® DDIO)	Х	Х	Х	Х
Intel® Dynamic Load Balancer (Intel® DLB)				X
Intel® QuickAssist Technology (Intel® QAT) (integrated)				X
Intel <sup>®</sup> Data Streaming Accelerator (Intel <sup>®</sup> DSA)				Х
Intel® In-Memory Analytics Accelerator (Intel® IAA)				Х



# Only x86 CPU with High Bandwidth Memory



## Memory modes

an tette titte

Accelerate with Xeon

intel


Xeol

# AMD EPYC<sup>™</sup> PROCESSOR JOURNEY

### Four Generations of On-Time Execution



# Introducing 4<sup>th</sup> Gen AMD EPYC<sup>™</sup> Processors



# AMD Epyc 9004

# "Zen 4" / "Genoa" SP5 SoC Architecture\*

- AMD "Zen 4" x86 cores (Up to 12 CCDs / 96 cores / 192 threads)
- 1MB L2/Core, up to 32MB L3/CCD
- ISA updates: BFLOAT16, VNNI, AVX-512 (256b data path)
- Memory addressability with 57b/52b Virtual/Physical Address
- Updated IOD and internal Gen3 Infinity Fabric architecture with up to 32Gbps transfer rate for die-todie communication
- Target TDP range: ~200W to ~400W
- Updated RAS

## MEMORY

- 12 channel DDR5 with ECC support up to 4800 MHz
- Option for 2, 4, 6, 8, 10, 12 channel memory interleaving
- RDIMM, 3DS RDIMM
- Up to 2 DIMMs/channel capacity of 6TB/socket (256GB 3DSDIMMs)

© Copyright Advanced Micro Devices, Inc, All rights reserved. 12 | AMD EPYC NDA DECK | AMD CONFIDENTIAL NDA ONLY





BLUE indicates significant update from "Zen 3" / "Milan"

## I/O

- Up to 160 IO lanes (2P) of PCIe® Gen5, with speeds up to 32Gbps, bifurcations supported down to x1
- Up to 12 bonus PCIe Gen3 lanes in 2P config (8 lanes 1P)
- 32 IO lanes for SATA
- SDCI (Smart Data Cache Injection)
- 64 IO Lanes support CXL1.1+ Type 3 (Compute Express Link) with bifurcations supported down to x4 (4-ports)


### **SP5 PLATFORM**

- · New socket, increased power delivery and VR
- Up to 4 links of Gen 3 Infinity Fabric<sup>™</sup> with speeds of up to 32Gbps
- Flexible topology options
- Server Controller Hub (USB, UART, SPI, I2C, etc.)

## SECURITY FEATURES

- Dedicated Security Subsystem with enhancements
- Hardware Root-of-Trust, Secure Boot
- SME (Secure Memory Encryption)
- SEV-ES (Secure Encrypted Virtualization & Register Encryption
- SEV-SNP (Sercure Nested Paging), AES-256-XTS with more encrypted VMs

# AMD EPYC<sup>™</sup> 9004 / 8004 Series - Processor Naming Convention



# AMD EPYC<sup>™</sup> 9004 CPUs


OPIN BUCKEIS								
<u>Cloud Native</u> <u>Optimized</u> 9754 9754S 9734	AMD 3D V- Cache <sup>™</sup> 9684X 9384X 9184X							
	Perf / Core Optimized							
Standard CPUs	9474F							
9654	9374F							
9634	9274F							
9554	9174F							
9534								
9454	1B Ontimized							
9354	<u>1P Optimized</u>							
9334	9654P							
9254	9554P							
9224	9454P							
9124	9354P							

## **OPN Buckets**

## **Core Count Grouped CPUs**

d CPUs	<u>1P Optimized</u>
9754	9654P – 96c
	9554P – 64c
9734	9454P – 48c
9684X	9354P – 32c
9654	
9634	
9554	
9534	
9474F	
9454	
9384X	
9374F	
9354	
9334	
9274F	
9254	
9224	
9184X	
9174F	
0101	
	9754 9754S 9734 9684X 9654 9634 9554 9534 9474F 9454 9384X 9374F 9354 9354 9334 9274F 9254 9224






# AMD Epyc 9004

Designed for High Cache per Core And Technical Compute Workloads

# "GENOA-X" WITH AMD 3D V-CACHE™ TECHNOLOGY

- "Genoa-X" will be the 2nd Generation AMD CPU built with true 3D die stacking
  - Cu-Cu bond. No solder bumps.
  - Uses same CCD cores as non-stacked "Genoa" CPU
  - Socket, Infrastructure, BIOS and Software compatible with "Genoa"
  - Relieves memory bandwidth pressure and reduces latency
- AMD 3D V-Cache is designed for dramatic out-of-the-box performance up across a range of workloads including Commercial HPC apps
  - Electronic Design Automation
  - Computations Fluid Dynamics
  - Relational Databases
- "Genoa-X" is designed to expand workload coverage as ISVs optimize for large cache.



# **'GENOA-X' SP5 AT A GLANCE**


## COMPUTE

- AMD "Zen4" x86 cores (Up to 12 CCDs / 96 cores / 192 threads)
- 1MB L2/Core, 96MB L3/CCD / Total up to 1152MB L3
- ISA updates: BFLOAT16, VNNI, AVX-512 (256b data path)
- Memory addressability with 57b/52b
  Virtual/Physical Address
- Updated IOD and internal AMD Gen3 Infinity Fabric<sup>™</sup> architecture with increased die-to-die bandwidth
- Target TDP range: Up to 400W (cTDP)
- Updated RAS

## MEMORY

- 12 channel DDR5 with ECC up to 4800 MHz
- Option for 2, 4, 6, 8, 10, 12 channel memory interleaving
- RDIMM, 3DS RDIMM
- Up to 2 DIMMs/channel capacity of 6TB/socket (256GB 3DS RDIMMs)





BLUE indicates significant update from "Milan" ORANGE indicates difference from "Genoa"

## I/O

- Up to 160 IO lanes (2P) of PCIe<sup>®</sup> Gen5, with speeds up to 32Gbps, bifurcations supported down to x1
- Up to 12 bonus PCIe Gen3 lanes in 2P config (8 lanes-1P)
- Up to 32 IO lanes for SATA
- SDCI (Smart Data Cache Injection)
- 64 IO Lanes support CXL1.1+ with bifurcations supported down to x4

### **SP5 PLATFORM**

- · New socket, increased power delivery and VR
- Up to 4 links of Gen3 AMD Infinity Fabric<sup>™</sup> with speeds of up to 32Gbps
- Flexible topology options
- Server Controller Hub (USB, UART, SPI, I2C, etc.)

## SECURITY

- Dedicated Security Subsystem with enhancements
- Hardware Root-of-Trust

[Confidential - Distribution with NDA]


# AMD Epyc 9004 – 97X4

**Optimized for Cloud Native Workloads** 




# "Zen4c" Chiplets

## "Zen4" Chiplet



- Optimized for perf/core
- IMB L2 cache per core
- 32MB of shared L3 cache per CCD

# "Zen4c" Chiplet



- Optimized for perf/watt
- 1MB L2 cache per core
- 16MB of shared L3 cache per CCX
- 32MB of shared L3 cache per CCD

Logically Similar (same ISA, L1 & L2 cache) Implementation changes in "Zen4c" are transparent from SW perspective


# **4<sup>TH</sup> GEN EPYC WITH AMD BERGAMO**

### COMPUTE

- AMD "Zen4c" x86 cores (Up to 8 CCDs / Up to 128 cores / 256 threads)
- 1MB L2/Core, 2x 16MB L3 CCX per CCD
- ISA updates: BFLOAT16, VNNI, AVX-512 (256b data path)
- Memory addressability with 57b/52b VA/PA
- Updated IOD and internal AMD Gen3 Infinity Fabric<sup>™</sup> architecture with increased die-to-die bandwidth
- TDP range: up to 400W (cTDP)
- Updated RAS

### MEMORY

- 12 channel DDR5 with ECC up to 4800 MHz
- Option for 2, 4, 6, 8, 10, 12 channel memory interleaving
- RDIMM, 3DS RDIMM
- Up to 2 DIMMs/channel capacity of 12TB per 2 socket system (based on 256GB 3DS DIMMs with 2 DIMMs per Channel support)



Z4c

Z4c


Z4c

6MB L3

Z4c

Z4c

Z4c



6MB L3 Z4c


Z4c

Z4c

Z4c

Z4c

Z4c



## I/O


- Up to 160 IO lanes (2P) of PCIe<sup>®</sup> Gen5, with speeds up to 32Gbps, bifurcations supported down to x1
- Up to 12 bonus PCIe Gen3 lanes in 2P config (8 lanes 1P)
- 32 IO lanes for SATA
- SDCI (Smart Data Cache Injection)
- 64 IO Lanes support CXL<sup>™</sup>1.1+ with bifurcations supported down to x4


### **SP5 PLATFORM**

- New socket, increased power delivery and VR
- Up to 4 links of Gen3 AMD Infinity Fabric<sup>™</sup> with speeds of up to 32Gbps
- Flexible topology options
- Server Controller Hub (USB, UART, SPI, I2C, etc.)

## **SECURITY FEATURES**

- Dedicated Security Subsystem features with enhancements
- Hardware Root-of-Trust





### JEDEC Industry Standard Specifications


Description		DDR5						
Data Rates (Sp	peed in MT/s)	4000, 4400, 4800, 5200, 5600, 6000, 6400 MT/s						
Monolithic DF	AM Densities (Gbit)	8Gb, 16Gb, 24Gb, 32Gb, 48Gb, 64Gb						
Package Type	and <u>Ballout</u> (x4, x8 / x16)	BGA, 3DS TSV (78, 82 / 102)						
Interface	Voltage (VDD / VDDQ / VPP)	1.1/1.1/1.8V						
	Internal V <sub>REF</sub>	Vrefdq, Vrefca, Vrefcs						
	Command/Address	POD (Pseudo Open Drain)						
	Equalization	DFE (Dynamic Feedback Equalization)						
	Burst Length	BL16 / BC8 / BL32 (optional)						
Core Architecture	Number of Banks	32 Banks (8 Bank Groups) 8 BG x 4 banks (16-64Gb x4/x8) 8 BG x 2 banks (8Gb x4/x8) <u>16 Banks (4 Bank Groups)</u> 4 BG x 4 banks (16-64Gb x16) 4 BG x 2 banks (8Gb x16)						
	Page Size (x4 / x8 / x16)	1KB / 1KB / 2KB						
	Prefetch	16n						
	DCA (Duty Cycle Adjustment)	DQS and DQ						
	Internal DQS Delay Monitoring	DQS interval oscillator						
	ODECC (On-die ECC)	128b+8b SEC error check and scrub						
	CRC (Cyclic Redundancy Check)	Read/Write						
	ODT (On-die Termination)	DQ, DQS, DM, CA bus						
	MIR ("Mirror" pin)	Yes						
	Bus Inversion	Command/address inversion (CAI)						
	CA Training, CS Training	CA training, CS training						
	Write Leveling Training Modes	Improved						
	Read Training Patterns	Dedicated MRs for user-defined serial, clock, and <u>LFSR</u> - generated training patterns						
	Mode registers	Up to 256 x 8 bits						
	PRECHARGE Commands	All bank, per bank, and same bank						
	REFRESH Commands	All bank and same bank						
	Loopback Mode	Yes						

### PMIC

DDR5 modules feature Power Management Integrate Circuits (PMIC for short), which help regulate the power required by the various components of the memory module (DRAM, Register, SPD hub, etc). For server class modules the PMIC uses **12V**, and for PC class modules the PMIC uses **5V**. This makes for better power distribution than previous generations, improves signal integrity, and reduces noise.

### SPD Hub

DDR5 utilizes a new device integrating the Serial Presence Detect (SPD) EEPROM with additional hub features, managing access to the external controller and decoupling the memory load on the internal bus from external



- DDR5 server Applications
- RDIMM, LRDIMM, NVDIMM
- Embedded Platforms

## DDR5 server Applications RDIMM, LRDIMM, NVDIMM

Capacity	30,720 GB	15,360 GB	7,680 GB	3,840 GB	1,920 GB				
Performance (Up to)									
Sustained 128 KiB Sequential Read	10,000 MB/s 12,000 MB/s								
Sustained 128 KiB Sequential Write	4,900 MB/s	4,900 MB/s 5,500 MB/s							
Sustained 4 KiB Random Read	1,600K IOPS	2,000	1,900K IOPS	1,600K IOPS					
Sustained 4 KiB Random Write	150K IOPS		200K IOPS		150K IOPS				
Power Requirements									
Supply Voltage			12 V ± 10 %, 3.3 V ± 15 %	,					
Power Consumption (Active)	24 W typ.	23 W typ.	21 W typ.	19 W typ.	18 W typ.				
Power Consumption (Ready)	5.5 W typ.		5 W	typ.					
Reliability									
MTTF	2,500,000 hours								
Warranty	5 years								
DWPD	1								
Dimensions									
Thickness	15 mm +0 / -0.5 mm								
Width	69.85 mm ± 0.25 mm								
Length		100.45 mm Max							
Weight	130 g Max								
Environmental									
Temperature (Operating)	0 °C to 72 °C	0 °C to	°C to 76 °C						
Temperature (Non-operating)	-40 °C to 85 °C								
Humidity (Operating)	5 % to 95 % R.H.								
Vibration (Operating)	21.27 m/s <sup>2</sup> { 2.17 Grms } ( 5 to 800 Hz )								
Shock (Operating)		9.8	3 km/s² { 1,000 G } ( 0.5 m	s)					

EDEC Industry Standard Specifications							
Description		DDR5					
Data Rates (Sp	peed in MT/s)	4000, 4400, 4800, 5200, 5600, 6000, 6400 MT/s					
Monolithic DF	RAM Densities (Gbit)	8Gb, 16Gb, 24Gb, 32Gb, 48Gb, 64Gb					
Package Type	and Ballout (x4, x8 / x16)	BGA, 3D5 TSV (78, 82 / 102)					
Interface	Voltage (Vob / Vobq / Vrr)	1.1/1.1/1.8 V					
, , , , , , , , , , , , , , , , , , ,	Internal Viser	Vrepdq, Vrepca, Vrepcs					
, , , , , , , , , , , , , , , , , , ,	Command/Address	POD (Pseudo Open Drain)					
. , , , , , , , , , , , , , , , , , , ,	Equalization	DFE (Dynamic Feedback Equalization)					
/	Burst Length	BL16 / BC8 / BL32 (optional)					
Core Architecture	Number of Banks	32 Banks (8 Bank Groups) 8 BG x 4 banks (16-64Gb x4/x8) 8 BG x 2 banks (8Gb x4/x8) 16 Banks (4 Bank Groups) 4 BG x 4 banks (16-64Gb x16) 4 BG x 2 banks (8Gb x16)					
,	Page Size (x4 / x8 / x16)	1KB/1KB/2KB					
( <sup>)</sup>	Prefetch	16n					
i	DCA (Duty Cycle Adjustment)	DQS and DQ					
1 1	Internal DQS Delay Monitoring	DQS interval oscillator					
,	ODECC (On-die ECC)	128b+8b SEC error check and scrub					
1 1	CRC (Cyclic Redundancy Check)	Read/Write					
1 1	ODT (On-die Termination)	DQ, DQS, DM, CA bus					
,	MIR ("Mirror" pin)	Yes					
( <sup>)</sup>	Bus Inversion	Command/address inversion (CAI)					
,	CA Training, CS Training	CA training, CS training					
1 1	Write Leveling Training Modes	Improved					
1	Read Training Patterns	Dedicated MRs for user-defined serial, clock, and <u>LFSR</u> generated training patterns					
( <sup>)</sup>	Mode registers	Up to 256 x 8 bits					
,	PRECHARGE Commands	All bank, per bank, and same bank					
, · · · ·	REFRESH Commands	All bank and same bank					
	Loopback Mode	Yes					

## **Specifications**

Base Model Number	KCD81PUG30T7	KCD81PUG15T3	KCD81PUG7T68	KCD81PUG3T84	KCD81PUG1T92			
SIE Model Number	KCD8XPUG30T7	KCD8XPUG15T3	KCD8XPUG7T68	KCD8XPUG3T84	KCD8XPUG1T92			
SED Model Number	KCD8DPUG30T7	KCD8DPUG15T3	KCD8DPUG7T68	KCD8DPUG3T84	KCD8DPUG1T92			
Capacity	30,720 GB	15,360 GB	7,680 GB	3,840 GB	1,920 GB			
Basic Specifications								
Form Factor	2.5-inch, 15mm thickness							
Interface	PC/e <sup>®</sup> 5.0, NVMe™ 2.0							
Maximum Interface Speed	128 GT/s (PCIe® Gen5 x4)							
Flash Memory Type	BICS FLASH™ TLC							

# CONTRACTOR CORP. R Series (2.5-Inch)

Key Features



Key Applications

Expressions
 Expressions
 Expressions
 Continue transmitterin processioning (OLTP)
 (transmittering and content databases)
 Vertualized environments
 Vertualized environments
 expression



# Děkuji za pozornost

