AMD EPYC™

Q: How do the SP7 and SP8 sockets differ in the new AMD EPYC processors?

The SP7 socket is designed for maximum throughput in AI and HPC systems—it supports up to 16 memory channels with MRDIMM modules and achieves a TDP of up to 600 W (up to 256 cores). The SP8 socket offers a more cost-effective solution for standard data centers and the cloud; it uses standard DDR5 RDIMM memory with a TDP of up to 400 W (up to 128 cores) and allows for easy air cooling.

Q: What are MRDIMM memory modules, and what advantages do they offer the Venice platform?

MRDIMM (Multiplexed Rank DIMM) is a new memory standard that uses an integrated multiplexer to access two memory ranks simultaneously. This doubles the effective memory bandwidth per channel without the need for expensive HBM memory. Full MRDIMM support is available exclusively on the SP7 socket.

Q: What is the difference between Zen 6 and Zen 6c cores?

Zen 6 (Classic) cores are designed for maximum single-threaded performance and high clock speeds (up to 5.0 GHz on “F” series models). The Zen 6c (Dense) variant has a reduced core area and is optimized for maximum thread density and efficiency in the cloud, allowing for up to 256 physical cores (512 threads) per processor.

Q: What are the benefits of the PCIe 6.0 bus and the CXL 3.1 interface in EPYC Venice servers?

The PCIe 6.0 bus doubles the data throughput of lanes compared to PCIe 5.0, which eliminates latency when transferring data to graphics accelerators and NVMe storage. In addition, the CXL 3.1 standard enables memory pooling across server nodes with full cache coherence.

6th Generation AMD EPYC Processors

AMD introduces the 6th generation of AMD EPYC processors, codenamed Venice, which redefines cutting-edge performance and throughput for modern data centers, generative AI, and cloud infrastructures.

256

CPU cores*

16

Memory channels

up to 5 GHz

Maximum clock speed

PCIe 6.0

& CXL 3.1 support

1,024 MB

L3 Cache *

2 sockets

SP7 and SP8 scaling

* Applies to the EPYC 9996 model

The New Zen 6 and Zen 6c Architectures

The Zen 6 architecture and its density-focused variant, Zen 6c (codenamed Venice), represent a massive generational leap in chiplet design. While previous generations pushed the limits of the cores themselves, the 6th generation rewrites the rules of overall platform throughput and introduces a division into two specialized sockets: the flagship SP7 for maximum I/O throughput and the versatile SP8 for optimal efficiency and cloud scalability. As before, the “c” designation represents chips optimized for extreme density and an unmatched number of cores (up to 256).

Improved performance

A redesigned core architecture and a more advanced manufacturing process deliver a significant generation-over-generation increase in IPC and overall clock speeds. These processors provide uncompromising computing power for the most demanding enterprise databases and virtualization.

Two Platforms: SP7 and SP8 Sockets

The flagship SP7 socket integrates 16 memory channels with MRDIMM support for extreme bandwidth. The more cost-effective SP8 socket, on the other hand, relies on standard DDR5 for easy integration into typical server rooms.

PCIe 6.0 and CXL 3.1 Buses

The new interface doubles the bandwidth for graphics accelerators and AI clusters. In addition, the CXL 3.1 standard enables highly efficient memory pooling across the entire server node.

Maximum Efficiency with Zen 6c

The compact Zen 6c cloud architecture offers up to 256 physical cores (512 threads) in a single processor. It delivers record-breaking compute density per watt and dramatically reduces total cost of ownership (TCO).

AVX-512 Instructions

The native 512-bit data path provides enhanced optimization for modern floating-point formats. These instructions significantly speed up both language model inference and demanding scientific and technical simulations.

Infinity Guard Security

Comprehensive hardware-based security at the silicon level enhances the isolation of virtual instances. It offers advanced transparent memory encryption (TSME), which protects data without a measurable impact on performance.

AMD EPYC Processors with the SP7 Socket

The SP7 socket represents the technological pinnacle of the 6th generation, designed for systems with high GPU density, AI training, and the most demanding HPC computations. It is the only socket to integrate a 16-channel controller with full support for high-speed MRDIMM memory (as well as standard DDR5), which, combined with PCIe 6.0 and a TDP of up to 600W, delivers record-breaking data throughput. The portfolio ranges from select high-frequency models to the 256-core EPYC 9996 based on the Zen 6c architecture. It is designed for specialized infrastructure where eliminating memory bottlenecks is an absolute priority.

Model	Cores	Threads	Boost Clock	Base Clock	L3 Cache	TDP	Socket	Unit Price (USD)
AMD EPYC™ 9996	256	512	Up to 4.1 GHz	2.55 GHz	1024 MB	600 W	SP7	$14,904
AMD EPYC™ 9966	192	384	Up to 4 GHz	2.9 GHz	768 MB	600 W	SP7	$14,079
AMD EPYC™ 9846	168	336	Up to 3.7 GHz	2.85 GHz	768 MB	500 W	SP7	$13,114
AMD EPYC™ 9756	128	256	Up to 4 GHz	3.15 GHz	512 MB	500 W	SP7	$12,498
AMD EPYC™ 9G76	96	192	Up to 4.8 GHz	3.4 GHz	384 MB	500 W	SP7	$11,622
AMD EPYC™ 9686F	96	192	Up to 5 GHz	3.4 GHz	384 MB	500 W	SP7	$11,434
AMD EPYC™ 9656	96	192	Up to 3.7 GHz	3.05 GHz	512 MB	400 W	SP7	$9,713
AMD EPYC™ 9586F	64	128	Up to 5 GHz	3.75 GHz	384 MB	500 W	SP7	$9,701
AMD EPYC™ 9556	64	128	Up to 4.3 GHz	2.75 GHz	384 MB	300 W	SP7	$8,008

AMD EPYC Processors with the SP8 Socket

The SP8 socket provides a scalable and cost-effective backbone for cloud environments, enterprise virtualization, and standard data centers. It intentionally relies on affordable standard DDR5 RDIMM memory (without support for MRDIMM modules) and offers 22 processors with both Zen 6 and Zen 6c architectures, ranging from 8 to 128 cores. Thanks to a more moderate TDP ranging from 130 to 400 W, it reduces the cost of board design and enables seamless air cooling even in compact 1U servers.

Model	Cores	Threads	Boost Clock	Base Clock	L3 Cache	TDP	Socket	Unit Price (USD)
AMD EPYC™ 9746	128	256	Up to 4 GHz	2.9 GHz	512 MB	400 W	SP8	$11,679
AMD EPYC™ 9736P	128	256	Up to 3.7 GHz	2.7 GHz	256 MB	360 W	SP8	$9,989
AMD EPYC™ 9736	128	256	Up to 3.7 GHz	2.7 GHz	256 MB	360 W	SP8	$10,639
AMD EPYC™ 9676F	96	192	Up to 5 GHz	3.1 GHz	384 MB	400 W	SP8	$10,116
AMD EPYC™ 9646P	96	192	Up to 3.7 GHz	2.8 GHz	256 MB	300 W	SP8	$8,001
AMD EPYC™ 9646	96	192	Up to 3.7 GHz	2.8 GHz	256 MB	300 W	SP8	$8,904
AMD EPYC™ 9576F	64	128	Up to 5 GHz	3.55 GHz	384 MB	400 W	SP8	$9,431
AMD EPYC™ 9536P	64	128	Up to 4 GHz	3.25 GHz	256 MB	300 W	SP8	$6,595
AMD EPYC™ 9536	64	128	Up to 4 GHz	3.25 GHz	256 MB	300 W	SP8	$7,837
AMD EPYC™ 9526	64	128	Up to 3.7 GHz	2.75 GHz	256 MB	220 W	SP8	$7,123
AMD EPYC™ 9476F	48	96	Up to 5 GHz	3.65 GHz	192 MB	330 W	SP8	$6,695
AMD EPYC™ 9456P	48	96	Up to 3.7 GHz	3.2 GHz	256 MB	265 W	SP8	$4,628
AMD EPYC™ 9456	48	96	Up to 3.7 GHz	3.2 GHz	256 MB	265 W	SP8	$5,252
AMD EPYC™ 9376F	32	64	Up to 5 GHz	3.8 GHz	192 MB	285 W	SP8	$4,849
AMD EPYC™ 9356P	32	64	Up to 4.5 GHz	3.6 GHz	192 MB	250 W	SP8	$2,795
AMD EPYC™ 9356	32	64	Up to 4.5 GHz	3.6 GHz	192 MB	250 W	SP8	$3,789
AMD EPYC™ 9336	32	64	Up to 3.7 GHz	3.15 GHz	128 MB	195 W	SP8	$3,320
AMD EPYC™ 9276F	24	48	Up to 5 GHz	3.8 GHz	96 MB	230 W	SP8	$3,512
AMD EPYC™ 9256	24	48	Up to 4.5 GHz	2.85 GHz	96 MB	190 W	SP8	$2,501
AMD EPYC™ 9176F	16	32	Up to 5 GHz	3.9 GHz	192 MB	200 W	SP8	$3,787
AMD EPYC™ 9116	16	32	Up to 4.5 GHz	2.85 GHz	48 MB	160 W	SP8	$1,200
AMD EPYC™ 9016	8	16	Up to 4.8 GHz	3.05 GHz	48 MB	130 W	SP8	$700

Model Designations:

P – Models designed for single-processor (1P) systems

F – Models with improved Base and Boost frequencies

* Prices are current as of August 14, 2026. Source: AMD

Key Innovations and Benefits of the New EPYC Processors

A wide range of configurations with 8 to 256 cores
New Zen 6 and Zen 6c architectures
Two platforms: SP7 and SP8 sockets
Up to 16 memory channels per processor with support for both MRDIMM and DDR5 modules
PCIe 6.0 bus and CXL 3.1 standard
Boost frequency up to 5 GHz
AVX-512 instruction set with a full 512-bit path
AMD Infinity Guard security with hardware-based VM isolation and transparent memory encryption

Webinar: AMD processors and accelerators

We have prepared a series of educational webinars with experts from AMD, Lenovo and Veeam to present the latest news and technological innovations from these vendors.

Watch the recording of the webinar dedicated to AMD EPYC processors and AMD Instinct accelerators.

AMD webinar

Previous generations

EPYC 5th Generation EPYC 4th Generation EPYC 3rd Generation EPYC 2nd Generation EPYC 1st Generation

AMD EPYC Turin

The EPYC 9005 series represented the pinnacle of the 5th generation and built upon the SP5 socket with the Zen 5 and Zen 5c architectures. Compared to the previous Genoa/Bergamo generation, it increased the maximum number of cores to 192 (Turin-Dense) and introduced a full-fledged 512-bit data path for AVX-512 vector instructions. Thanks to a generation-over-generation increase in IPC and support for faster DDR5-6400 memory, it served as the backbone solution for demanding virtualization, HPC, and AI inference before the transition to the new SP7 socket.

Model	Cores	Threads	Boost Clock	Base Clock	L3 Cache	TDP	Socket
AMD EPYC™ 9965	192	384	Up to 3.7 GHz	2.25 GHz	384 MB	500 W	SP5
AMD EPYC™ 9845	160	320	Up to 3.7 GHz	2.1 GHz	320 MB	390 W	SP5
AMD EPYC™ 9825	144	288	Up to 3.7 GHz	2.2 GHz	384 MB	390 W	SP5
AMD EPYC™ 9755	128	256	Up to 4.1 GHz	2.7 GHz	512 MB	500 W	SP5
AMD EPYC™ 9745	128	256	Up to 3.7 GHz	2.4 GHz	256 MB	400 W	SP5
AMD EPYC™ 9655P	96	192	Up to 4.5 GHz	2.6 GHz	384 MB	400 W	SP5
AMD EPYC™ 9655	96	192	Up to 4.5 GHz	2.6 GHz	384 MB	400 W	SP5
AMD EPYC™ 9645	96	192	Up to 3.7 GHz	2.3 GHz	256 MB	320 W	SP5
AMD EPYC™ 9565	72	144	Up to 4.3 GHz	3.15 GHz	384 MB	400 W	SP5
AMD EPYC™ 9575F	64	128	Up to 5 GHz	3.3 GHz	256 MB	400 W	SP5
AMD EPYC™ 9555P	64	128	Up to 4.4 GHz	3.2 GHz	256 MB	360 W	SP5
AMD EPYC™ 9555	64	128	Up to 4.4 GHz	3.2 GHz	256 MB	360 W	SP5
AMD EPYC™ 9535	64	128	Up to 4.3 GHz	2.4 GHz	256 MB	300 W	SP5
AMD EPYC™ 9475F	48	96	Up to 4.8 GHz	3.65 GHz	256 MB	400 W	SP5
AMD EPYC™ 9455P	48	96	Up to 4.4 GHz	3.15 GHz	256 MB	300 W	SP5
AMD EPYC™ 9455	48	96	Up to 4.4 GHz	3.15 GHz	256 MB	300 W	SP5
AMD EPYC™ 9365	36	72	Up to 4.3 GHz	3.4 GHz	192 MB	300 W	SP5
AMD EPYC™ 9375F	32	64	Up to 4.8 GHz	3.8 GHz	256 MB	320 W	SP5
AMD EPYC™ 9355P	32	64	Up to 4.4 GHz	3.55 GHz	256 MB	280 W	SP5
AMD EPYC™ 9355	32	64	Up to 4.4 GHz	3.55 GHz	256 MB	280 W	SP5
AMD EPYC™ 9335	32	64	Up to 4.4 GHz	3 GHz	128 MB	210 W	SP5
AMD EPYC™ 9275F	24	48	Up to 4.8 GHz	4.1 GHz	256 MB	320 W	SP5
AMD EPYC™ 9255	24	48	Up to 4.3 GHz	3.2 GHz	128 MB	200 W	SP5
AMD EPYC™ 9175F	16	32	Up to 5 GHz	4.2 GHz	512 MB	320 W	SP5
AMD EPYC™ 9135	16	32	Up to 4.3 GHz	3.65 GHz	64 MB	200 W	SP5
AMD EPYC™ 9115	16	32	Up to 4.1 GHz	2.6 GHz	64 MB	125 W	SP5
AMD EPYC™ 9015	8	16	Up to 4.1 GHz	3.6 GHz	64 MB	125 W	SP5

AMD EPYC Sorano

The EPYC 8005 series on the SP6 socket was a direct successor to the 4th-generation Siena energy-efficient series. Like its predecessor, it was designed for efficient single-socket servers for edge computing, telecommunications, and network nodes, with an emphasis on maximum performance per watt. Utilizing the optimized Zen 5c architecture, it offered scalability up to 84 cores and significantly higher boost clock speeds (up to 4.5 GHz) while maintaining a low TDP ranging from 95 to 225 W.

Model	Cores	Threads	Boost Clock	Base Clock	L3 Cache	TDP	Socket
AMD EPYC™ 8635P	84	168	Up to 4.5 GHz	1.6 GHz	384 MB	225 W	SP6
AMD EPYC™ 8535P	64	128	Up to 4.5 GHz	2 GHz	256 MB	210 W	SP6
AMD EPYC™ 8435P	48	96	Up to 4.5 GHz	2.45 GHz	256 MB	200 W	SP6
AMD EPYC™ 8325P	32	64	Up to 4.5 GHz	2.7 GHz	256 MB	175 W	SP6
AMD EPYC™ 8225P	24	48	Up to 4.5 GHz	2.95 GHz	128 MB	160 W	SP6
AMD EPYC™ 8125P	16	32	Up to 4.5 GHz	2.65 GHz	128 MB	125 W	SP6
AMD EPYC™ 8025P	8	16	Up to 4.5 GHz	2.9 GHz	64 MB	95 W	SP6

AMD EPYC Grado

The EPYC 4005 series followed in the footsteps of the Raphael generation and brought the Zen 5 architecture to the affordable AM5 socket. As with the previous generation, it targeted small businesses, dedicated hosting, and entry-level nodes that benefit from high single-threaded performance with clock speeds of up to 5.7 GHz and variants featuring 3D V-Cache. It offered full server reliability, ECC memory support, and certification for 24/7 operation at minimal capital and operating costs.

Model	Cores	Threads	Boost Clock	Base Clock	L3 Cache	TDP	Socket
AMD EPYC™ 4585PX	16	32	Up to 5.7 GHz	4.3 GHz	128 MB	170 W	AM5
AMD EPYC™ 4565P	16	32	Up to 5.7 GHz	4.3 GHz	64 MB	170 W	AM5
AMD EPYC™ 4545P	16	32	Up to 5.4 GHz	3 GHz	64 MB	65 W	AM5
AMD EPYC™ 4465P	12	24	Up to 5.4 GHz	3.4 GHz	64 MB	65 W	AM5
AMD EPYC™ 4345P	8	16	Up to 5.5 GHz	3.8 GHz	32 MB	65 W	AM5
AMD EPYC™ 4245P	6	12	Up to 5.4 GHz	3.9 GHz	32 MB	65 W	AM5

Model markings:

P – Models designed for single-processor (1P) systems

F – Models with improved Base and Boost frequencies

X – Models tuned for extreme performance

AMD EPYC Genoa, Genoa-X and Bergamo

The EPYC 9004 series was the flagship of the 4th generation on the massive SP5 socket. It introduced the Zen 4 architecture (Genoa with up to 96 cores), the Zen 4c cloud variant for maximum density (Bergamo with up to 128 cores), and models with 3D V-Cache for demanding technical computations. This platform was the first in the enterprise sector and large data centers to standardize 12-channel DDR5 memory and the PCIe 5.0 bus.

Model	Cores	Threads	Boost Clock	Base Clock	L3 Cache	TDP	Socket
AMD EPYC™ 9754S	128	128	Up to 3.1 GHz	2.25 GHz	256 MB	360 W	SP5
AMD EPYC™ 9754	128	256	Up to 3.1 GHz	2.25 GHz	256 MB	360 W	SP5
AMD EPYC™ 9734	112	224	Up to 3 GHz	2.2 GHz	256 MB	340 W	SP5
AMD EPYC™ 9684X	96	192	Up to 3.7 GHz	2.55 GHz	1152 MB	400 W	SP5
AMD EPYC™ 9654P	96	192	Up to 3.7 GHz	2.4 GHz	384 MB	360 W	SP5
AMD EPYC™ 9654	96	192	Up to 3.7 GHz	2.4 GHz	384 MB	360 W	SP5
AMD EPYC™ 9634	84	168	Up to 3.7 GHz	2.25 GHz	384 MB	290 W	SP5
AMD EPYC™ 9554P	64	128	Up to 3.75 GHz	3.1 GHz	256 MB	360 W	SP5
AMD EPYC™ 9554	64	128	Up to 3.75 GHz	3.1 GHz	256 MB	360 W	SP5
AMD EPYC™ 9534	64	128	Up to 3.7 GHz	2.45 GHz	256 MB	280 W	SP5
AMD EPYC™ 9474F	48	96	Up to 4.1 GHz	3.6 GHz	256 MB	360 W	SP5
AMD EPYC™ 9454P	48	96	Up to 3.8 GHz	2.75 GHz	256 MB	290 W	SP5
AMD EPYC™ 9454	48	96	Up to 3.8 GHz	2.75 GHz	256 MB	290 W	SP5
AMD EPYC™ 9384X	32	64	Up to 3.9 GHz	3.1 GHz	768 MB	320 W	SP5
AMD EPYC™ 9374F	32	64	Up to 4.3 GHz	3.85 GHz	256 MB	320 W	SP5
AMD EPYC™ 9354P	32	64	Up to 3.8 GHz	3.25 GHz	256 MB	280 W	SP5
AMD EPYC™ 9354	32	64	Up to 3.8 GHz	3.25 GHz	256 MB	280 W	SP5
AMD EPYC™ 9334	32	64	Up to 3.9 GHz	2.7 GHz	128 MB	210 W	SP5
AMD EPYC™ 9274F	24	48	Up to 4.3 GHz	4.05 GHz	256 MB	320 W	SP5
AMD EPYC™ 9254	24	48	Up to 4.15 GHz	2.9 GHz	128 MB	200 W	SP5
AMD EPYC™ 9224	24	48	Up to 3.7 GHz	2.5 GHz	64 MB	200 W	SP5
AMD EPYC™ 9184X	16	32	Up to 4.2 GHz	3.55 GHz	768 MB	320 W	SP5
AMD EPYC™ 9174F	16	32	Up to 4.4 GHz	4.1 GHz	256 MB	320 W	SP5
AMD EPYC™ 9124	16	32	Up to 3.7 GHz	3 GHz	64 MB	200 W	SP5

AMD EPYC Siena

The EPYC 8004 series was developed as a highly efficient single-socket solution for the smaller SP6 socket. It was primarily targeted at edge computing, telecommunications infrastructure, and network nodes, where the priority was to maintain low power consumption (TDP 80–200 W) and a compact form factor even outside of air-conditioned server rooms. It utilized energy-optimized Zen 4c cores with a more power-efficient 6-channel memory controller.

Model	Cores	Threads	Boost Clock	Base Clock	L3 Cache	TDP	Socket
AMD EPYC™ 8534PN	64	128	Up to 3.1 GHz	2 GHz	128 MB	175 W	SP6
AMD EPYC™ 8534P	64	128	Up to 3.1 GHz	2.3 GHz	128 MB	200 W	SP6
AMD EPYC™ 8434PN	48	96	Up to 3 GHz	2 GHz	128 MB	155 W	SP6
AMD EPYC™ 8434P	48	96	Up to 3.1 GHz	2.5 GHz	128 MB	200 W	SP6
AMD EPYC™ 8324PN	32	64	Up to 3 GHz	2.05 GHz	128 MB	130 W	SP6
AMD EPYC™ 8324P	32	64	Up to 3 GHz	2.65 GHz	128 MB	180 W	SP6
AMD EPYC™ 8224PN	24	48	Up to 3 GHz	2 GHz	64 MB	120 W	SP6
AMD EPYC™ 8224P	24	48	Up to 3 GHz	2.55 GHz	64 MB	160 W	SP6
AMD EPYC™ 8124PN	16	32	Up to 3 GHz	2 GHz	64 MB	100 W	SP6
AMD EPYC™ 8124P	16	32	Up to 3 GHz	2.45 GHz	64 MB	125 W	SP6
AMD EPYC™ 8024PN	8	16	Up to 3 GHz	2.05 GHz	32 MB	80W W	SP6
AMD EPYC™ 8024P	8	16	Up to 3 GHz	2.4 GHz	32 MB	90W W	SP6

AMD EPYC Raphael

The EPYC 4004 series has made a server platform accessible to small and medium-sized businesses and providers of affordable web hosting. It was created by equipping the AM5 desktop socket with silicon that is fully certified for 24/7 operation, supports ECC memory, and includes server diagnostic tools. It offered high single-core clock speeds of up to 5.7 GHz with minimal acquisition and operating costs for entry-level dedicated servers.

Model	Cores	Threads	Boost Clock	Base Clock	L3 Cache	TDP	Socket
AMD EPYC™ 4584PX	16	32	Up to 5.7 GHz	4.2 GHz	128 MB	120 W	AM5
AMD EPYC™ 4564P	16	32	Up to 5.7 GHz	4.5 GHz	64 MB	170 W	AM5
AMD EPYC™ 4484PX	12	24	Up to 5.6 GHz	4.4 GHz	128 MB	120 W	AM5
AMD EPYC™ 4464P	12	24	Up to 5.4 GHz	3.7 GHz	64 MB	65W W	AM5
AMD EPYC™ 4364P	8	16	Up to 5.4 GHz	4.5 GHz	32 MB	105 W	AM5
AMD EPYC™ 4344P	8	16	Up to 5.3 GHz	3.8 GHz	32 MB	65W W	AM5
AMD EPYC™ 4244P	6	12	Up to 5.1 GHz	3.8 GHz	32 MB	65W W	AM5
AMD EPYC™ 4124P	4	8	Up to 5.1 GHz	3.8 GHz	16 MB	65W W	AM5

Model markings:

P – Models designed for single-processor (1P) systems

F – Models with improved Base and Boost frequencies

X – Models tuned for extreme performance

N – Models optimized for network deployment

AMD EPYC Milan & Milan-X

The third generation of AMD EPYC processors represented the pinnacle and most mature solution for the long-standing SP3 socket. The Zen 3 architecture consolidated the L3 cache into cohesive 32MB blocks per chiplet, resulting in a massive leap in both single-threaded and overall IPC performance. Furthermore, with the Milan-X series models, AMD introduced 3D V-Cache technology for the first time, featuring vertically stacked silicon layers (up to 768 MB of L3 cache), which represented a huge performance leap for technical simulations, EDA, and CFD calculations.

Model	Cores	Threads	Boost Clock	Base Clock	L3 Cache	TDP	Socket
AMD EPYC™ 7773X	64	128	Up to 3.5 GHz	2.2 GHz	768 MB	280 W	SP3
AMD EPYC™ 7763	64	128	Up to 3.5 GHz	2.45 GHz	256 MB	280 W	SP3
AMD EPYC™ 7713P	64	128	Up to 3.67 GHz	2 GHz	256 MB	225 W	SP3
AMD EPYC™ 7713	64	128	Up to 3.67 GHz	2 GHz	256 MB	225 W	SP3
AMD EPYC™ 7663P	56	112	Up to 3.5 GHz	2 GHz	256 MB	240 W	SP3
AMD EPYC™ 7663	56	112	Up to 3.5 GHz	2 GHz	256 MB	240 W	SP3
AMD EPYC™ 7643P	48	96	Up to 3.6 GHz	2.3 GHz	256 MB	225 W	SP3
AMD EPYC™ 7643	48	96	Up to 3.6 GHz	2.3 GHz	256 MB	225 W	SP3
AMD EPYC™ 75F3	32	64	Up to 4 GHz	2.95 GHz	256 MB	280 W	SP3
AMD EPYC™ 7573X	32	64	Up to 3.6 GHz	2.8 GHz	768 MB	280 W	SP3
AMD EPYC™ 7543P	32	64	Up to 3.7 GHz	2.8 GHz	256 MB	225 W	SP3
AMD EPYC™ 7543	32	64	Up to 3.7 GHz	2.8 GHz	256 MB	225 W	SP3
AMD EPYC™ 7513	32	64	Up to 3.65 GHz	2.6 GHz	128 MB	200 W	SP3
AMD EPYC™ 7453	28	56	Up to 3.45 GHz	2.75 GHz	64 MB	225 W	SP3
AMD EPYC™ 74F3	24	48	Up to 4 GHz	3.2 GHz	256 MB	240 W	SP3
AMD EPYC™ 7473X	24	48	Up to 3.7 GHz	2.8 GHz	768 MB	240 W	SP3
AMD EPYC™ 7443P	24	48	Up to 4 GHz	2.85 GHz	128 MB	200 W	SP3
AMD EPYC™ 7443	24	48	Up to 4 GHz	2.85 GHz	128 MB	200 W	SP3
AMD EPYC™ 7413	24	48	Up to 3.6 GHz	2.65 GHz	128 MB	180 W	SP3
AMD EPYC™ 73F3	16	32	Up to 4 GHz	3.5 GHz	256 MB	240 W	SP3
AMD EPYC™ 7373X	16	32	Up to 3.8 GHz	3.05 GHz	768 MB	240 W	SP3
AMD EPYC™ 7343	16	32	Up to 3.9 GHz	3.2 GHz	128 MB	190 W	SP3
AMD EPYC™ 7313P	16	32	Up to 3.7 GHz	3 GHz	128 MB	155 W	SP3
AMD EPYC™ 7313	16	32	Up to 3.7 GHz	3 GHz	128 MB	155 W	SP3
AMD EPYC™ 7303P	16	32	Up to 3.4 GHz	2.4 GHz	64 MB	130 W	SP3
AMD EPYC™ 7303	16	32	Up to 3.4 GHz	2.4 GHz	64 MB	130 W	SP3
AMD EPYC™ 72F3	8	16	Up to 4.1 GHz	3.7 GHz	256 MB	180 W	SP3
AMD EPYC™ 7203P	8	16	Up to 3.4 GHz	2.8 GHz	64 MB	120 W	SP3
AMD EPYC™ 7203	8	16	Up to 3.4 GHz	2.8 GHz	64 MB	120 W	SP3

AMD EPYC Rome

The second generation, featuring the Zen 2 architecture, introduced an innovation by separating the 7nm compute cores from the central I/O chiplet. It doubled the maximum capacity to 64 cores (128 threads) per socket and, as the very first x86 server platform on the market, offered full support for the PCIe 4.0 bus. The Rome series definitively broke the competition’s dominance in the cloud and among leading server hardware manufacturers.

Model	Cores	Threads	Boost Clock	Base Clock	L3 Cache	TDP	Socket
AMD EPYC™ 7H12	64	128	Up to 3.3 GHz	2.6 GHz	256 MB	280 W	SP3
AMD EPYC™ 7742	64	128	Up to 3.4 GHz	2.25 GHz	256 MB	225 W	SP3
AMD EPYC™ 7702P	64	128	Up to 3.35 GHz	2 GHz	256 MB	200 W	SP3
AMD EPYC™ 7702	64	128	Up to 3.35 GHz	2 GHz	256 MB	200 W	SP3
AMD EPYC™ 7662	64	128	Up to 3.3 GHz	2 GHz	256 MB	225 W	SP3
AMD EPYC™ 7642	48	96	Up to 3.3 GHz	2.3 GHz	256 MB	225 W	SP3
AMD EPYC™ 7552	48	96	Up to 3.3 GHz	2.2 GHz	192 MB	200 W	SP3
AMD EPYC™ 7542	32	64	Up to 3.4 GHz	2.9 GHz	128 MB	225 W	SP3
AMD EPYC™ 7532	32	64	Up to 3.3 GHz	2.4 GHz	256 MB	200 W	SP3
AMD EPYC™ 7502P	32	64	Up to 3.35 GHz	2.5 GHz	128 MB	180 W	SP3
AMD EPYC™ 7502	32	64	Up to 3.35 GHz	2.5 GHz	128 MB	180 W	SP3
AMD EPYC™ 7452	32	64	Up to 3.35 GHz	2.35 GHz	128 MB	155 W	SP3
AMD EPYC™ 7F72	24	48	Up to 3.7 GHz	3.2 GHz	192 MB	240 W	SP3
AMD EPYC™ 7402P	24	48	Up to 3.35 GHz	2.8 GHz	128 MB	180 W	SP3
AMD EPYC™ 7402	24	48	Up to 3.35 GHz	2.8 GHz	128 MB	180 W	SP3
AMD EPYC™ 7352	24	48	Up to 3.2 GHz	2.3 GHz	128 MB	155 W	SP3
AMD EPYC™ 7F52	16	32	Up to 3.9 GHz	3.5 GHz	256 MB	240 W	SP3
AMD EPYC™ 7302P	16	32	Up to 3.3 GHz	3 GHz	128 MB	155 W	SP3
AMD EPYC™ 7302	16	32	Up to 3.3 GHz	3 GHz	128 MB	155 W	SP3
AMD EPYC™ 7282	16	32	Up to 3.2 GHz	2.8 GHz	64 MB	120 W	SP3
AMD EPYC™ 7272	12	24	Up to 3.2 GHz	2.9 GHz	64 MB	120 W	SP3
AMD EPYC™ 7F32	8	16	Up to 3.9 GHz	3.7 GHz	128 MB	180 W	SP3
AMD EPYC™ 7262	8	16	Up to 3.4 GHz	3.2 GHz	128 MB	155 W	SP3
AMD EPYC™ 7252	8	16	Up to 3.2 GHz	3.1 GHz	64 MB	120 W	SP3
AMD EPYC™ 7232P	8	16	Up to 3.2 GHz	3.1 GHz	32 MB	120 W	SP3

AMD EPYC Naples

The first generation of AMD EPYC processors, released in 2017, marked the brand’s spectacular return to the world of enterprise servers and data centers. On the SP3 socket, it introduced a then-revolutionary multi-chip module (MCM) design with up to 32 cores and established an 8-channel DDR4 memory controller and 128 PCIe 3.0 lanes as standard across its entire portfolio. In doing so, it laid the technological foundations and philosophy of high efficiency upon which AMD continues to build today.

Model	Cores	Threads	Boost Clock	Base Clock	L3 Cache	TDP	Socket
AMD EPYC™ 7601	32	64	Up to 3.2 GHz	2.2 GHz	64 MB	180 W	SP3
AMD EPYC™ 7551P	32	64	Up to 3 GHz	2 GHz	64 MB	180 W	SP3
AMD EPYC™ 7551	32	64	Up to 3 GHz	2 GHz	64 MB	180 W	SP3
AMD EPYC™ 7501	32	64	Up to 3 GHz	2 GHz	64 MB	155 W / 170 W	SP3
AMD EPYC™ 7451	24	48	Up to 3.2 GHz	2.3 GHz	64 MB	180 W	SP3
AMD EPYC™ 7401P	24	48	Up to 3 GHz	2 GHz	64 MB	155 W / 170 W	SP3
AMD EPYC™ 7401	24	48	Up to 3 GHz	2 GHz	64 MB	155 W / 170 W	SP3
AMD EPYC™ 7371	16	32	Up to 3.8 GHz	3.1 GHz	64 MB	200 W	SP3
AMD EPYC™ 7351P	16	32	Up to 2.9 GHz	2.4 GHz	64 MB	155 W / 170 W	SP3
AMD EPYC™ 7351	16	32	Up to 2.9 GHz	2.4 GHz	64 MB	155 W / 170 W	SP3
AMD EPYC™ 7301	16	32	Up to 2.7 GHz	2.2 GHz	64 MB	155 W / 170 W	SP3
AMD EPYC™ 7281	16	32	Up to 2.7 GHz	2.1 GHz	32 MB	155 W / 170 W	SP3
AMD EPYC™ 7261	8	16	Up to 2.9 GHz	2.5 GHz	64 MB	155 W / 170 W	SP3
AMD EPYC™ 7251	8	16	Up to 2.9 GHz	2.1 GHz	32 MB	120 W	SP3

Frequently Asked Questions (FAQ)

How do the SP7 and SP8 sockets differ in the new AMD EPYC processors?

The SP7 socket is designed for maximum throughput in AI and HPC systems—it supports up to 16 memory channels with MRDIMM modules and achieves a TDP of up to 600 W (up to 256 cores). The SP8 socket offers a more cost-effective solution for standard data centers and the cloud; it uses standard DDR5 RDIMM memory with a TDP of up to 400 W (up to 128 cores) and allows for easy air cooling.

What are MRDIMM memory modules, and what advantages do they offer the Venice platform?

MRDIMM (Multiplexed Rank DIMM) is a new memory standard that uses an integrated multiplexer to access two memory ranks simultaneously. This doubles the effective memory bandwidth per channel without the need for expensive HBM memory. Full MRDIMM support is available exclusively on the SP7 socket.

What do the letters P and F in the EPYC 9006 series model names mean?

Models with a P designation (e.g., EPYC 9736P) are cost-effective processors designed exclusively for single-processor (1-socket) servers. Models designated with an “F” (e.g., EPYC 9686F) offer higher base and boost frequencies and a larger L3 cache per core, making them the ideal choice for software licensed by the number of cores (e.g., Microsoft SQL or Oracle).

Are the new AMD EPYC processors backward compatible with the SP5 socket?

No, 6th-generation AMD EPYC processors (Venice) require new motherboards with the SP7 or SP8 socket. The transition to the new sockets was necessary due to the integration of the PCIe 6.0 bus, the CXL 3.1 standard, and the expansion of the memory controller to up to 16 channels for the SP7 socket.

What is the difference between Zen 6 and Zen 6c cores?

Zen 6 (Classic) cores are designed for maximum single-threaded performance and high clock speeds (up to 5.0 GHz on “F” series models). The Zen 6c (Dense) variant has a reduced core area and is optimized for maximum thread density and efficiency in the cloud, allowing for up to 256 physical cores (512 threads) per processor.

What are the benefits of the PCIe 6.0 bus and the CXL 3.1 interface in EPYC Venice servers?

The PCIe 6.0 bus doubles the data throughput of lanes compared to PCIe 5.0, which eliminates latency when transferring data to graphics accelerators and NVMe storage. In addition, the CXL 3.1 standard enables memory pooling across server nodes with full cache coherence.

Testing

If you are interested in testing any of our products or would like more information, please do not hesitate to contact our specialist via this contact form.

Lukáš Vach

AMD and Intel servers

+420 731 678 146

lukas.vach@mcomputers.cz

6th Generation AMD EPYC Processors

256

16

up to 5 GHz

PCIe 6.0

1,024 MB

2 sockets

The New Zen 6 and Zen 6c Architectures

Improved performance

Two Platforms: SP7 and SP8 Sockets

PCIe 6.0 and CXL 3.1 Buses

Maximum Efficiency with Zen 6c

AVX-512 Instructions

Infinity Guard Security

AMD EPYC Processors with the SP7 Socket

AMD EPYC Processors with the SP8 Socket

Model Designations:

Key Innovations and Benefits of the New EPYC Processors

Webinar: AMD processors and accelerators

Previous generations

AMD EPYC Turin

AMD EPYC Sorano

AMD EPYC Grado

Model markings:

AMD EPYC Genoa, Genoa-X and Bergamo

AMD EPYC Siena

AMD EPYC Raphael

Model markings:

AMD EPYC Milan & Milan-X

AMD EPYC Rome

AMD EPYC Naples

Frequently Asked Questions (FAQ)

Testing

Lukáš Vach

Case studies

About us

Our websites

For your IT world